We propose and investigate a new scheme to realize optical logic gates using polarization addition with direct detection. Two polarizations of an optical signal are modulated, respectively, by independent binary inputs to represent four different states, while direct detection is used to map the four states to the corresponding binary output. Up to 25 logic gates, including all the basic logic gates, can be implemented by adjusting bias voltages of the two modulators, peak-peak voltages of the driving signals, and the rotation angle between the two polarizations. A modified Poincare sphere and a simplified 2-D description are developed to illustrate the principle of the proposed scheme. Experiments are successfully carried out to realize all of the six basic logic gates at 1 Gb/s. Influences on the performance of logic gates are also studied by considering some key factors, such as the extinction ratio of Mach-Zehnder modulator (MZM), input power, and rotation-angle deviation.
Introduction
As the fundamental elements of optical signal processing, optical logic gates are essential for optical computing, as well as optical networking in addressing, switching, header recognition, data encoding, regeneration, parity checking, and network coding [1] - [7] . Thus, the implementations of different optical logic gate functions have attracted a lot of interests in recent years. Recently, several schemes for realizing optical logic gates have been proposed. These schemes can be roughly divided into two categories: schemes based on nonlinear optics and those based on modulators. In the former schemes, semiconductor optical amplifier (SOA) [8] , [9] , highly nonlinear fiber (HNLF) [10] , [11] , silicon nanowire [12] , and periodically poled lithium niobate (PPLN) [13] are widely used. However, HNLF is hard for photonic integration [14] , SOA is short in speed limit and latency [15] , and PPLN needs precise temperature control [16] . In the latter approaches, various modulators and interferometers are adopted to realize the desired logic funtions by manipulating the intensity and/or the phase of the input signals [17] , [18] .
In this paper, we propose a new scheme based on vector addition of two signals with different states of polarization (SOPs), which can be easily reconfigured to implement up to 25 types of optical logic gates including all the basic functions of logic gates. Different from the existing methods using modulators, polarizations of the optical signals, serving as an additional degree of freedom, are utilized in our method while direct detection (DD) is adopted at the output port. In the scheme, by setting the power of the input signals, the bias levels of the two modulators, and the rotation angle between the two polarizations, different optical logic gates can be realized using the same set of hardware. A modified Poincare sphere and a simplified two-dimension description are developed to illustrate the principle of proposed scheme. Six basic logic gates (OR, NOR, AND, NAND, XOR, and NOT) are realized in the experiments at 1 Gb/s. Performances of the logic gates are evluated with different input power, extinction ratio (ER) of Mach-Zehnder modulator (MZM) and rotation angle deviation. The processing speed of the proposed optical logic gates is mainly governed by the bandwidth of modulators and photodetectors (PDs), which is now commercially available at up to 100 GHz [19] , [20].
Principle

Mathematical Description
The system diagram of the proposed scheme to realize optical logic gates is illustrated in Fig. 1 . The optical logic gates consist of a continuous wave (CW) laser, two parallel MZMs driven by two input binary data, two polarization rotators, and a PD. By setting voltages of the input data (V p 1 and V p 2 ), bias voltages of the two parallel MZMs (V b1 and V b2 ) and angle between the polarizations of the two arms (V p 3 and V p 4 ), different logic gates are implemented.
Suppose that the input light emitted from the CW laser is completely polarized which can be described by a Jones Vector:
where E x and E y are, respectively, the x-polarization and y-polarization components of the complex amplitude of the signal electric field |E i n . Here, a ket vector |E i n is used to represent the polarized electric field. Meanwhile, a bra vector > E i n | can also be used to describe the same polarization vector as the dual of the ket vector. The bra vector is the adjoint ( †), or complex-conjugate transpose, of the corresponding ket vector
In this way, the intensity of the light can be derived by calculating the inner productor of the vector and is determined by multiplying the bra representation |E i n with its ket representation < E i n |:
where ||·|| is the norm of the vector. Since the entries of the vector are complex, we can further write the vector with the form of magnitude and phase:
where a x and a y are magnitudes of x-polarization and y-polarization components respectively, ϕ is the common phase and δ is the phase difference between the two polarization components. As signal modulation and polarization states are both used in the proposed logic gates, we will keep the absolute phase and the intensity items in the expression of Jones vector. The incoming polarized light is split into two equal parts which are modulated in two MZMs by the input binary signals respectively. When MZM is operated in the push-pull mode, light after modulation is obtained:
where α is the insert loss of MZM, V i n is the driving voltage of signal, V bi as is the bias voltage, and V π is the half-wave voltage. From the expression, we can see that both the intensity and the common phase of the electric field are changed by bias voltage and input driving signal. In this sense, input signal is loaded onto the optical carrier and represented by the corresponding intensity and phase. After modulation by the input signal, polarization of the light on each branch will be rotated by different angles. As the function of logic gate is related with the inclined angle between the polarizations of the two branches, the rotation angle of the polarization of the light on the lower branch is set to be zero for simplicity. After state of polarization is rotated by an angle of ξ, light on the upper branch can be expressed as
From the expression, we can see that norm of the rotated electrical field is the same with the one before polarization rotation, which means that intensity of light will keep unchanged during the process of polarization rotation. After vector addition and DD, the output will be derived:
For a typical 2 × 1 logic gate (two inputs and one output), the function is to map the four combinations of the two input signals ((0, 0), (0, 1), (1, 0), (1, 1) ) to the desired two output states (0, or 1). Here, two input signals are represented by intensity and phase of two beams of light with different polarizations. By controlling the five parameters (V i n1, V bi as1, V i n2, V bi as2 , and ξ) in (7), we map the four input combinations to the corresponding output states. 
Geometrical Illustration of the Principle
To illustrate the principles described above in stokes space, we modified the Poincare sphere (M sphere) to adapt to the mechanism of realizing logic gates. Since the Poincare sphere is normalized and the Stokes parameters S 1 , S 2 , S 3 are time-averaged, changes in intensity and absolute phase cannot be described on the Poincare sphere. Here, we use the radius of sphere to represent the intensity of light. Furthermore, we modified the expression of Stokes parameters (M parameters) S 1 , S 2 , S 3 to combine the phase of modulation and the state of polarization:
when modulation phase = π,
where S 0 represents total intensity of the light, θ(0 ≤ θ ≤ π) specifies the orientation of the polarization ellipse, and
) characterizes the ellipticity and the sense of the polarization ellipse. By modifying the polar angle from 2ϕ to ϕ while keeping definition domain unchanged, half sphere (eastern or western sphere) can realize complete representation of polarization. Eastern sphere with polar angle ∈ [0, π] is used to represent light with modulation phase of 0, while western sphere with polar angle ∈ [π, 2π] to represent light with modulation phase of π. Fig. 2(a) gives the illustration of "AND" logic on M sphere with input light elliptically polarized. MZM on the lower arm is biased at Null point and driven by the signal with peak-to-peak voltage of 2Vπ, while MZM on the upper arm biased at +Quad point and driven by V pp of V π . Polarization of the light on the upper arm is rotated by an angle of 60°. Through vector addition three combinations ((1, 0), (0, 1), (0, 0)) are mapped to points on the same sphere with the same intensity, while (1, 1) is mapped onto the sphere with higher intensity. After DD, two levels of voltages are obtained which are exact the expected results. For linearly polarized input light, addition of polarization obeys the rule of vector addition in stokes space, as shown in Fig. 2(b) . 
To make this clearer, we can simplify the description to two-dimension as shown in Fig. 3 . It can be demonstrated that the rule of vector addition is obeyed in the orientation angular coordinates as in the Jones space. The horizontal axis represents the intensity and phase modulation of input completely polarized (linearly or elliptically) light on the lower arm. Modulation on the upper arm is represented on the rotated polarization. For "AND" logic, 0 and 1 inputs are represented by the triangular points on each polarization at the required bias points. Vector additions of polarizations are conducted for different input combinations. For instance, when two inputs are 1 and 1, blue circular point is obtained shown in Fig. 3(a) . After vector addition of polarizations for four combinations, four points are derived distributing on two circles shown in Fig. 3(b) .
Reconfiguration of Logic Functions
Six Basic Logic Functions:
Based on the same principle as "AND" logic gate, the other five basic logic gates can also be realized by adjusting the bias voltages of the two MZMs, the peak-to-peak voltages of the signals and the polarization rotation angle between two arms. Table  1 shows the typical configurations of six basic logic gates. In addition, Fig. 4 gives the illustrations of these six logic gates. Four combinations of input signals (the triangular points) are represented by four states (the circular points) distributing on two circles which are mapped to corresponding 0 or 1 output voltage after DD. From the figure, theoretical values of ER can be derived for different logic gates and these values vary greatly due to the different configurations.
Nineteen Advanced Logic Gates:
As seen in Fig. 5 , phase of the output signal will be inverted by changing the bias point of MZM from V bi as to (V bi as + Vπ). This can also be observed from (5): A phase of π will be added to the output signal of MZM when adding Vπ to V bi as . A NOT Fig. 6 . Experimental setup of the proposed reconfigurable optical logic gates. Line-width of CW laser 100kHz
Insertion loss of MZM 5dB
Extinction ratio of MZM 20dB
Noise generated in PD Shot noise
Thermal noise gate will be realized by simply changing the bias point from +Quad to −Quad. Besides, a series of advanced logic gates can be constructed based on this property, such as A & B . Hence, the proposed structure can be reconfigured to realize 24 logic gates with form of (A or A )(&, +, ↑, −, ⊕, )(B or B ), as well as the NOT gate. Moreover, the extended logic gates have similar ER values with the original logic gate based on the above principle.
Experimental Results and Performance Analyses
Experiments are carried out to verify our proposed scheme to realize reconfigurable optical logic gates and the setup is shown in Fig. 6 . A tunable external cavity (ECL) laser with line-width smaller than 100 kHz is used as the light source. The output power of ECL is set at 5 dBm. Two MZM modulators with insert loss of 5 dB are driven by the two input binary data with required V pp as shown in Table 1 . Two polarization controllers (PC) are used to rotate the azimuth angle of the two polarized lights. Bias voltages of the two MZMs and the polarization rotation angle are also selected as required. Two binary data are generated using a pulse pattern generator (PPG) at 1 Gb/s due to the limitation in the lab. A wideband Oscilloscope (OSC) is used to detect the light and record the waveform. Fig. 7 shows temporal waveforms of the input signals and output signals of the logic gates. From the results, we can see that the expected logic gates are successfully realized using our proposed scheme. In the experiments, output of the logic gate is not stable as it is polarization-sensitive. However, stability can be improved when these components are integrated together in the future.
Performances of logic gates are further studied in the simulation at 10 Gb/s. Setup of the simulation is similar to that of the experiment and parameters used in the simulation are summarized in Table 2 . Fig. 8 shows temporal waveforms and eye diagrams of the input signals and output signals of the logic gates. Measured ERs of the output signals are all higher than 6.01 dB for these six gates. These results are in accordance with the theoretical analyses (for AND gate, the theoretical ER value is 6.99 dB when rotation angle is 45°).
We also recorded the output SOPs on normal Poincare sphere and output optical powers of four input-signal combinations when operating at the function of OR gate. Fig. 9(a) gives the results when the input light is linearly polarized and Fig. 9(b) shows the results for elliptically polarized light. From the results, we can see that the output optical powers are almost the same for input signals of (1, 0), (0, 1), and (1, 1) and the value is much higher than the one of (0, 0) when configured as OR gate. Thus this function works both for linearly polarized light and elliptically polarized light. We can also see that the measured SOP of output light polarization is consistent with the one analyzed in the principle.
From the principle and system setup, we can see that performance of the logic gate is influenced by a lot of factors including input optical power, noise of devices, ER of MZM, bias points, polarization rotation angle, etc. Analyses are conducted on the performance of OR gate under the influence of some key factors.
As a main quality metric to evaluate the performance of optical logic gate, ER of the output signal is measured when changing the ER of MZM at different input powers. From the results shown in Fig. 10 , we can see that output ER is becoming larger as ER of MZM increases, and the value changes little when ER of MZM increases to 40 dB and higher. The saturation value of output ER increases with the increase of input power. However, output ER is influenced little by the input power when ER of MZM is small.
We further investigated the influence of rotation angle deviation as shown in Fig. 11 . When rotation angle is not the angle required in Table 1 , signals of different input combinations will distribute on three circles after vector addition of two polarizations. In this way, two high levels will exist in the eye diagram and these two levels will separate wider from one another as the rotation angle deviate more from the required angle. Eye opening factor can be the suitable quality metric to evaluate this influence. Eye opening factor gets the maximum value when the rotation angle is exactly the one required, while the value will fall dramatically when the rotation angle deviates from the standard angle. We can also see from the figure that eye diagram will contain three levels when rotation angle deviates as analyzed above.
Conclusion
We propose a new scheme for realizing various optical logic gate functions based on superposition of polarization modulation. Amplitude and phase on two polarizations are used to generate the required four input states of the logic gates. DD with a photo detector is adopted to generate the required two output states. This scheme is reconfigurable to implement 25 logic functions including all the basic logic gates with the same structure and has the potential to reach very high processing speed depending on the bandwidth of modulator and photo detector. Experiments are successfully carried out to realize six basic logic gates at 1 Gb/s. Performances are also studied in the simulations at 10 Gb/s. ERs of the output signals are higher than 6.01 dB. Output ER will increase and become saturated as the ER of MZM increases to 40dB and higher. The saturated value is dependent on the input power. Output eye opening factor is greatly influenced by the deviation of polarization rotation angle.
